A gated probe for scanning tunneling microscopy ͑STM͒ has been developed. The probe extends normal STM operations by means of an additional electrode fabricated next to the tunneling tip. The extra electrode does not make contact with the sample and can be used as a gate. We report on the recipe used for fabricating the tunneling tip and the gate electrode on a silicon nitride cantilever. We demonstrate the functioning of the scanning gate probes by performing single-electron tunneling spectroscopy on 20-nm-gold clusters for different gate voltages.
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The constant pace in miniaturization of electronic chips is thought 1 to eventually lead to circuit elements consisting of just a few molecules. For this reason a great effort is currently addressed to studying the transport properties of nanostructures such as quantum dots, fullerenes, nanotubes, metal nanoclusters, and macromolecules. For such applications it is important to characterize the electronic energy spectrum of the nanostructures for different sizes and arrangements. At present, the interfacing of small objects with macroscopic electrical contacts presents the main experimental challenge, which has been successfully addressed only in some particular cases. 2 Conversely, scanning probe techniques, and scanning tunneling microscopy ͑STM͒ in particular, do not suffer from interfacing problems. Typically the STM is used to image and locate nanostructures deposited on a conducting substrate. Afterwards the sharp STM tip can be selectively positioned on top of specific structures to acquire their spectroscopic characteristics. 3 This type of measurement can give valuable information on the electronic states of the molecule. A clearer interpretation, however, becomes possible when one is able to control and change the electronic states with the use of a gate electrode ͑i.e., perform three-terminal measurements͒. The gate can also be used to avoid the extra level smearing caused by high bias voltages and currents, by shifting the electronic levels in the nanostructure towards the Fermi energy of the leads. 4 Threeterminal electrical measurements have already been proven very fruitful in the field of SET transistors and semiconductor quantum dots. 5 Figure 1͑a͒ illustrates the scheme of a typical STM measurement on a metallic cluster ͑or more generally on a nano-structure͒: electrons can tunnel from the STM tip onto the cluster and then across an insulating tunnel barrier into the conducting substrate. Inside the cluster the extra electron can occupy the ground state or, when a voltage bias is applied, one of the excited states. No current can flow if the tunneling electrons have energy less than the charging energy of the cluster ͑E c ϭe 2 /C, where C is the capacitance of the cluster͒, E c can be large for small clusters. The charging energy strongly regulates transport, causing electrons to tunnel one-by-one, which is known as single electron tunneling. 5 So far, the gate electrode has been absent in all STM studies. In this letter we present the design and operation of a scanning probe, which extends normal STM capabilities by means of an extra gate electrode with which we are able to acquire three-terminal spectroscopic characteristics of nanostructures deposited on a conducting surface.
We microfabricate the scanning gate probes using a fivestep process involving e-beam and optical lithography. We start with a Si ͑100͒ wafer covered on both sides with a multilayer of SiN x -SiO 2 -SiN x , 100 nm per layer, deposited by low-pressure chemical vapor deposition ͓see inset to Fig.  2͑a͔͒ . First, we pattern the backside of the wafer by optical lithography and then we etch through the multilayer by reactive ion etching using CHF 3 . Afterwards we etch the silicon wafer through its entire thickness in a 30%-KOH aqueous solution with addition of isopropanol at 80°C. The solution does not etch the top SiN x -SiO 2 -SiN x multilayer, so that a thin membrane is formed on the topside of the wafer ͓Fig. 2͑b͔͒. Next we fabricate the Pt tip electrode by e-beam lithography, evaporation and liftoff. The tip is aligned to the sharp end of the silicon chip ͓Fig. 2͑c͔͒. There-a͒ Electronic mail: l.gurevich@tn.tudelft.nl APPLIED PHYSICS LETTERS VOLUME 76, NUMBER 3 after an Al mask is fabricated on top of the membrane and aligned to the tip electrode, by means of e-beam lithography, evaporation and liftoff. We use the mask to protect the tip while we etch through the multilayer by anisotropic plasma etching with CHF 3 and form a sharp, freestanding cantilever ͓Fig. 2͑d͔͒. Subsequently, we underetch the oxide part of the SiN x -SiO 2 -SiN x multilayer by dipping the wafer in BHF solution. This is done to prevent unwanted electrical contacts between the final top and bottom electrodes ͓inset to Fig.  2͑e͔͒ . Last we evaporate the platinum gate electrode on the backside of the chip ͓Fig. 2͑e͔͒. After fabrication the scanning gate probes can be mechanically detached from the wafer. The probes consist of two closely separated metal electrodes ͑with a distance of about 200 nm͒ extending onto the sharp ends of a silicon nitride cantilever ͓Fig. 1͑b͔͒. The whole chip has size similar to commercial tips used for atomic force microscopy ͑AFM͒ ϳ2ϫ4ϫ0.5 mm 3 . They are easy to handle and can be installed in standard STM heads.
We demonstrate the functioning of the scanning gate probes by performing spectroscopic measurements on a test sample consisting of 20-nm-gold clusters deposited on a flat platinum film. The sample is prepared taking into account the following constraints. The clusters have to be fixed on the surface during scanning and spectroscopic measurements. There must be an insulating layer between the clusters and the metal substrate to provide a tunnel barrier. The insulator must have a smooth I -V characteristic in the bias window of interest for spectroscopy on nanoclusters ͑about 1 V͒. Finally, the clusters must be well separated from each other, otherwise their capacitive coupling to the gate would be reduced and some parasitic potential jumps caused by moving electrons in the neighboring clusters might occur. These requirements are fulfilled by depositing 20-nm-gold clusters 6 from a charge-stabilized aqueous solution onto a Pt substrate covered by a self-assembled monolayer of cysteamine. This monolayer both bonds the clusters to the substrate and forms the tunnel barrier between the clusters and the Pt film ͓Fig. 3͑a͔͒. After deposition the samples are imaged by tapping mode AFM to find the optimal concentration of clusters on the substrate, as shown in Fig. 3͑b͒ .
The probe and sample are mounted on a home-built STM ͑design similar to Ref. 7͒, which is attached to the cold finger of a commercial 3 He fridge. Figure 3͑c͒ shows a topographic image obtained on such a sample with a scanning gate probe at 4.2 K. STM topographies are acquired with a relatively high tunnel resistance ͑and thus large tip-sample distance͒ of the order of 10 G⍀, to prevent the clusters from moving on the surface. From the topographic images we find the position of the gold clusters so that we can position the scanning gate on top of one of them and measure its I -V characteristic. Figure 4 ͑top graph͒ shows two such I -Vs obtained for different gate voltages, corresponding to an offset charge on the cluster Q 0 ϭ0 and e/2. Coulomb charging steps are clearly visible, with a step size of about 15 meV ͑as expected for 20-nm-metallic clusters͒. We acquired a set of 50 I -Vs for different gate voltages varying from Ϫ30 V to ϩ30 V using the STM program. Before each I -V curve, the STM tip is stabilized by the feedback loop with bias voltage V b ϭ100 mV, tunnel current I T ϭ50 pA and gate voltage V g ϭ0. Then the feedback loop is turned off and the gate voltage is swept to the intended value. Afterwards we acquire the I -V data points, sweep the gate back to zero and turn the feedback on again to stabilize the STM tip.
The measurements are shown as a greyscale map in Fig.  4 . Such a figure is called the stability diagram of a singleelectron transistor. 8 The black area at the center of the image corresponds to the Coulomb blockade of transport: the current through the cluster is blocked because the electrons in the leads do not have enough energy to tunnel onto the cluster ͑their energy is lower than the charging energy of the cluster͒. Areas represented with different shades of gray correspond to processes where one or more electrons can tunnel simultaneously through. The discrete electronic spectrum of the cluster could not be resolved, as expected, since the mean electron-level separation for a 20-nm-cluster can be esti-mated to be less than 1 K. Using the orthodox theory of single electron tunneling 8 we were able to calculate the values for the capacitances and resistances of the tunnel barriers and for the gate capacitance ͑see the caption of Fig. 4͒ .
In conclusion, we have developed a scanning gate probe for studying nanostructures such as molecules and metallic clusters. The probe can image and perform three-terminal spectroscopy on nanostructures deposited on a conducting substrate. We report on the recipe used to microfabricate the scanning gate probes on a silicon nitride cantilever and on the test measurements performed on 20-nm-Au clusters, where we could demonstrate the correct functioning of the probe. The scanning gates can be applied to the study of a large spectrum of nanostructures both at room and low temperature. It is also conceivable to improve the fabrication recipe as to reduce the tip-gate distance and thus increase the gate-sample capacitance by up to an order of magnitude.
Note added in proof: The scanning gate sensor is protected by Patent No. NL1013671. The barrier capacitances and resistances estimated from the data are: C 1 ϭ8 ϫ10 Ϫ18 F, C 2 ϭ1ϫ10 Ϫ18 F, C g ϭ5ϫ10 Ϫ21 F, R 1 ϭ2 G⍀, R 2 ϭ50 M⍀, where C 1 and R 1 refer to the tip-cluster barrier, C 2 and R 2 refer to the cluster-substrate barrier and C g is the gate-cluster capacitance.
